Meta tags:

Headings (most frequently used words):

edit, interrupts, interrupt, navigation, triggered, tools, contents, types, triggering, methods, processor, response, system, implementation, performance, typical, uses, history, see, also, notes, references, external, links, menu, hardware, software, terminology, level, edge, shared, irqs, hybrid, message, signaled, doorbell, multiprocessor, ipi, personal, namespaces, views, search, contribute, print, export, in, other, projects, languages, masking, spurious, difficulty, with, sharing, lines,

Text of the page (most frequently used words):
the (290), interrupt (155), #interrupts (106), and (84), are (50), #system (48), may (45), for (43), this (41), hardware (40), that (37), processor (36), with (35), device (29), software (29), signal (29), edit (27), triggered (27), edge (26), devices (26), such (25), when (24), not (23), from (23), systems (23), operating (23), instruction (22), some (22), can (22), line (20), level (20), retrieved (19), message (19), computer (18), used (18), time (17), which (17), memory (16), all (15), data (14), process (14), will (14), high (14), use (13), also (13), service (13), they (13), kernel (12), have (12), there (12), any (12), its (12), low (12), doorbell (12), lines (12), wikipedia (11), page (11), other (11), handling (11), multiple (11), signals (11), typically (11), spurious (11), articles (10), december (10), 2014 (10), different (10), exception (10), exceptions (10), handler (10), registers (10), program (10), each (10), request (10), signaled (10), trigger (10), file (9), 2021 (9), sharing (9), has (9), mask (9), instructions (9), execution (9), often (9), particular (9), cpu (9), sources (9), logic (9), state (9), additional (8), was (8), events (8), more (8), bus (8), priority (8), types (8), aborts (8), trap (8), physical (8), one (8), terms (7), 2022 (7), network (7), fault (7), ibm (7), receive (7), these (7), register (7), implemented (7), cause (7), input (7), uses (7), same (7), irq (7), must (7), term (7), region (7), article (6), talk (6), point (6), control (6), virtual (6), disk (6), external (6), controller (6), driven (6), part (6), architecture (6), generally (6), well (6), return (6), known (6), after (6), caused (6), first (6), required (6), but (6), remove (6), problem (6), triggering (6), into (6), before (6), isr (6), view (5), non (5), pdf (5), learn (5), references (5), january (5), real (5), hybrid (5), architectures (5), just (5), share (5), november (5), arm (5), programming (5), over (5), only (5), bit (5), then (5), work (5), result (5), example (5), might (5), see (5), event (5), either (5), routine (5), sometimes (5), executed (5), sensitive (5), traffic (5), cores (5), performance (5), processing (5), associated (5), conditions (5), called (5), know (5), how (5), many (5), distinct (5), type (5), isa (5), pull (5), circuit (5), synchronous (5), about (4), links (4), special (4), history (4), read (4), identifiers (4), unsourced (4), short (4), org (4), protection (4), error (4), management (4), enough (4), table (4), isbn (4), computers (4), steering (4), intel (4), programmer (4), developer (4), like (4), traps (4), occur (4), errors (4), x86 (4), two (4), address (4), provide (4), waiting (4), although (4), handled (4), while (4), implement (4), been (4), application (4), write (4), power (4), commonly (4), inputs (4), maskable (4), requests (4), implementation (4), further (4), through (4), where (4), because (4), however (4), upon (4), location (4), would (4), them (4), section (4), template (4), please (4), does (4), shared (4), pending (4), common (4), active (4), determine (4), cannot (4), latch (4), detected (4), rising (4), falling (4), status (4), requesting (4), found (4), wired (4), source (4), available (3), under (3), related (3), changes (3), help (3), current (3), navigation (3), needing (3), neutral (3), disputes (3), user (3), concepts (3), storage (3), paging (3), next (3), switch (3), space (3), embedded (3), notes (3), interruption (3), 2017 (3), 2010 (3), flow (3), family (3), cortex (3), guide (3), com (3), manual (3), int (3), faults (3), describe (3), chapter (3), clear (3), their (3), single (3), certain (3), running (3), could (3), drivers (3), bits (3), processors (3), 1954 (3), masking (3), transfer (3), approach (3), functions (3), similar (3), via (3), calls (3), typical (3), inter (3), communication (3), floating (3), illegal (3), function (3), down (3), keyboard (3), both (3), digital (3), mouse (3), timer (3), distribution (3), rps (3), received (3), among (3), include (3), rate (3), referred (3), number (3), good (3), ipi (3), multiprocessor (3), writing (3), citations (3), much (3), condition (3), manner (3), merge (3), period (3), signaling (3), designed (3), requested (3), serviced (3), design (3), servicing (3), older (3), app (3), ways (3), exclusive (3), code (3), check (3), default (3), pulse (3), until (3), met (3), interrupting (3), pointed (3), during (3), enabled (3), response (3), transition (3), allow (3), refer (3), executing (3), disabled (3), indicate (3), mobile (2), contact (2), privacy (2), policy (2), using (2), wikimedia (2), commons (2), last (2), july (2), english (2), bahasa (2), version (2), wikidata (2), cite (2), upload (2), tools (2), portal (2), contents (2), main (2), search (2), create (2), account (2), categories (2), lccn (2), 2020 (2), statements (2), february (2), description (2), https (2), national (2), interface (2), live (2), access (2), segmentation (2), ring (2), general (2), preemptive (2), ipc (2), context (2), multitasking (2), driver (2), distributed (2), features (2), comparison (2), list (2), engineering (2), archived (2), original (2), computing (2), pic (2), microcontroller (2), made (2), easy (2), free (2), bell (2), examples (2), corporation (2), 2009 (2), aug (2), reference (2), lwn (2), net (2), jonathan (2), corbet (2), packet (2), ethernet (2), linux (2), documentation (2), networking (2), scaling (2), eliminating (2), series (2), armv7 (2), vol (2), volume (2), 2016 (2), third (2), something (2), consensus (2), exact (2), meaning (2), 2003 (2), crc (2), press (2), following (2), disable (2), unmask (2), enable (2), applications (2), 1964 (2), 3600 (2), regular (2), possible (2), media (2), psw (2), recover (2), severe (2), resume (2), interrupted (2), peripheral (2), operation (2), latency (2), call (2), advanced (2), programmable (2), earlier (2), stop (2), invoke (2), levels (2), dyseac (2), univac (2), mediated (2), possibly (2), processes (2), sigfpe (2), sigill (2), sigbus (2), sigsegv (2), unimplemented (2), case (2), across (2), loss (2), allowing (2), remains (2), timers (2), periodic (2), sampling (2), gpio (2), analog (2), converters (2), interfaces (2), handle (2), respond (2), watchdog (2), based (2), advantages (2), rss (2), requirements (2), nic (2), improvements (2), achieved (2), nics (2), separate (2), routing (2), usually (2), side (2), very (2), avoid (2), problems (2), unless (2), several (2), phenomenon (2), send (2), another (2), done (2), directly (2), polled (2), applied (2), even (2), purposes (2), act (2), valid (2), acted (2), drive (2), material (2), challenged (2), removed (2), adding (2), reliable (2), improve (2), serial (2), pci (2), express (2), requiring (2), signalled (2), extent (2), medium (2), than (2), instead (2), sending (2), nmis (2), ensure (2), tolerate (2), cards (2), due (2), new (2), respect (2), therefore (2), difficulty (2), similarly (2), connection (2), connected (2), gates (2), key (2), beyond (2), threshold (2), thus (2), speed (2), method (2), variety (2), port (2), continue (2), won (2), missed (2), resistor (2), actively (2), inactive (2), driving (2), pulses (2), relevant (2), discussion (2), disputed (2), neutrality (2), irqs (2), component (2), onto (2), stored (2), samples (2), cycle (2), highest (2), too (2), again (2), holding (2), invokes (2), executes (2), methods (2), divides (2), failed (2), asynchronous (2), asynchronously (2), points (2), abort (2), tables (2), terminology (2), normal (2), callback (2), execute (2), action (2), cleared (2), internal (2), affected (2), ignored (2), set (2), clock (2), needs (2), attention (2), activities (2), jump (2), web (2), cookie, statement, statistics, developers, disclaimers, text, apply, site, you, agree, registered, trademark, profit, organization, foundation, inc, creative, attribution, sharealike, license, edited, utc, tiếng, việt, українська, türkçe, svenska, suomi, کوردی, slovenščina, slovenčina, simple, sardu, русский, português, polski, norsk, bokmål, 日本語, nederlands, melayu, magyar, lombard, lietuvių, қазақша, ქართული, עברית, italiano, indonesia, hrvatski, 한국어, français, فارسی, español, eesti, deutsch, dansk, čeština, català, bosanski, български, azərbaycanca, العربية, አማርኛ, languages, projects, printable, download, print, export, item, information, permanent, link, pages, what, here, recent, community, contribute, donate, random, views, namespaces, log, contributions, logged, personal, menu, hidden, j9u, gnd, bnf, index, php, title, oldid, 1096479280, united, states, israel, germany, france, authority, libraries, pxe, cli, shell, usb, hal, api, supporting, tape, library, partition, journal, inode, attribute, defragmentation, boot, loader, resource, shortest, job, round, robin, multilevel, feedback, queue, fixed, scheduling, algorithms, thread, block, cooperative, loadable, module, components, unikernel, rump, vkernel, multikernel, monolithic, microkernel, exokernel, supercomputer, object, oriented, hobbyist, variants, usage, timeline, forensic, march, 2012, university, alberta, cmput, 296, concrete, microchip, look, wiktionary, dictionary, smotherman, mark, gordon, newell, allen, 1971, mcgraw, hill, 2019, feb, 9780070043572, structures, readings, multiprogramming, advances, codd, edgar, altera, nios, thusoo, shalesh, google, patents, patent, 5632028, jake, april, june, 82574, gigabit, datasheet, tom, herbert, willem, bruijn, txt, mogul, jeffrey, ramakrishnan, 1997, 217, 252, 215749380, s2cid, 1145, 263326, 263335, doi, acm, transactions, livelock, bryant, randal, hallaron, david, classes, global, harlow, 292, 10176, perspective, basic, hyde, randall, 1996, concept, expanded, scope, years, 80x86, added, confusion, surrounding, introducing, indeed, manufacturers, phenomena, discusses, unfortunately, authors, adopt, own, art, assembly, language, seventeen, august, docs, microsoft, qing, yao, caroline, 163, 1482280825, bai, ying, properties, 2016020120, 978, 4987, 7298, msp432, fundamentals, 60021300, rosenthal, scott, 1995, basics, alessandro, rubini, greg, kroah, hartman, 2005, 269, matter, cleaning, getting, back, changed, thing, happens, rescheduling, wake_up, reilly, edition, jargon, shoulder, taps, counter, uncorrectable, ecc, unaltered, autonomous, 360, ralf, brown, 65xx, coalescing, bios, apic, electronics, credited, earliest, 1953, 1951, arithmetic, overflow, fix, option, incorporated, occurrence, branch, encountered, mit, 1957, lincoln, laboratory, debugging, 704, bureau, standards, 650, 1103a, were, introduced, optimization, unproductive, completed, provided, polling, loops, difference, being, pass, emulate, product, emulated, lower, cost, latter, had, provides, portability, entire, completion, run, off, predicts, imminent, perform, orderly, shut, still, buffered, typeahead, keystrokes, generate, counted, keep, track, absolute, elapsed, task, manage, output, outputs, motor, controllers, incremental, encoder, scheduler, timeouts, uart, purely, receiving, distributes, later, path, functionality, specific, filters, reduced, produced, downside, increases, ipis, rfs, takes, accounting, packets, consumed, targeted, locality, multi, core, those, performed, automatically, manually, configured, affinity, queues, multiqueue, various, forms, spends, exclusion, tasks, extreme, large, completely, stall, schedule, carefully, schedules, livelocks, overhead, load, degrade, significantly, care, taken, prevent, pathologies, overall, severely, hindered, excessive, amounts, spent, storm, compared, similarities, causes, writes, hardwired, central, unit, misnomer, analogy, mechanism, whereby, notify, place, mutually, agreed, locations, doorbells, serving, rings, notifies, ready, now, etc, encrypt, hard, push, button, exclusively, identity, indicated, pattern, conductor, efficiently, reduces, need, messages, passed, underlying, effort, vectors, behave, momentary, rather, continuous, treats, allowed, closely, spaced, communications, reserved, pre, existing, nmi, major, catastrophic, tries, verifying, step, helps, eliminate, false, affecting, looks, verifies, stays, poorly, way, whether, lock, otherwise, misbehave, want, cheap, construction, notorious, becoming, rarer, becomes, cheaper, mandate, shareable, style, workload, grows, proportion, square, preferred, spread, evenly, shortage, designs, conductors, favored, relieve, considerable, built, header, appropriately, confuse, enacts, raised, conduction, switching, pins, listening, talking, accumulation, expect, continual, monitored, accumulators, remote, excites, gate, negotiated, versus, distance, excitation, wide, shapes, oscilloscope, elderly, without, mandating, able, mainstream, motherboards, resistors, behaved, should, fine, assume, making, electrically, unsafe, parallel, industry, standard, suffer, postponed, arbitrarily, get, raise, interfere, masked, records, impossible, lockups, early, did, expected, modern, written, settles, briefly, let, float, carries, generated, analogous, buses, trolleys, passenger, close, losing, trailing, pulled, detecting, cord, open, collector, between, pin, mapped, multiplex, integrated, citation, needed, subsystem, undone, fully, saved, stack, regardless, begin, boundary, ensuring, retains, wishing, drives, releases, detect, important, say, remained, order, contrasts, returns, connections, polls, poll, necessary, exiting, recognize, asserted, occurs, negates, commands, continuously, long, react, edges, latched, resets, generating, correspond, prefetch, fetches, accesses, precise, imprecise, mmu, reset, identifies, three, restarted, continuity, restartable, tied, faulting, except, trapping, prominent, values, restart, distinguish, names, usages, refers, specifically, intended, initiate, exceptional, opcode, invalid, division, zero, debugger, monitor, breakpoint, supposed, happen, nonetheless, crash, catch, transparently, resolution, make, accessible, cases, involves, terminating, windows, status_access_violation, status_integer_divide_by_zero, structured, unix, intentionally, services, interacting, subroutine, itself, every, deadlock, undefined, doesn, possibility, occurring, mostly, circuits, practice, activity, take, logging, none, electrical, faulty, timing, issues, rarely, errata, crosstalk, noise, anomalies, charging, discharging, bias, small, delay, recognizes, late, quiescent, instance, terminates, think, since, voltage, establish, unambiguous, apparent, identifiable, hence, moniker, parasitic, capacitance, phantom, ghost, tend, attached, difficult, identify, misbehaves, circumstances, timeout, allows, selective, enabling, disabling, others, reverse, true, disables, remain, went, specialized, outstanding, unmasked, contemporary, vector, cdc, makes, quickly, expedite, arrive, consequently, incoming, conditioned, synchronizing, boundaries, 370, communicate, bare, metal, pressing, moving, plugged, triggers, keystroke, position, peripherals, issued, classified, respectively, limited, electronic, require, especially, said, currently, permitted, processed, timely, accepted, suspend, save, deal, temporary, finishes, fatal, security, jstor, scholar, books, newspapers, news, find, verification, conceptually, emitted, encyclopedia, wayback, machine, http, archive, 20221017113840, wiki, timestamps, capture, fail, success, 2023, nov, oct, sep,

Text of the page (random words):
bles and often d does not allow a restart of the program 12 arm uses the term exception to refer to all types of interrupts 13 and divides exceptions into hardware interrupts aborts reset and exception generating instructions aborts correspond to x86 exceptions and may be prefetch aborts failed instruction fetches or data aborts failed data accesses and may be synchronous or asynchronous asynchronous aborts may be precise or imprecise mmu aborts page faults are synchronous 14 triggering methods edit each interrupt signal input is designed to be triggered by either a logic signal level or a particular signal edge level transition level sensitive inputs continuously request processor service so long as a particular high or low logic level is applied to the input edge sensitive inputs react to signal edges a particular rising or falling edge will cause a service request to be latched the processor resets the latch when the interrupt handler executes level triggered edit a level triggered interrupt is requested by holding the interrupt signal at its particular high or low active logic level a device invokes a level triggered interrupt by driving the signal to and holding it at the active level it negates the signal when the processor commands it to do so typically after the device has been serviced the processor samples the interrupt input signal during each instruction cycle the processor will recognize the interrupt request if the signal is asserted when sampling occurs level triggered inputs allow multiple devices to share a common interrupt signal via wired or connections the processor polls to determine which devices are requesting service after servicing a device the processor may again poll and if necessary service other devices before exiting the isr edge triggered edit an edge triggered interrupt is an interrupt signaled by a level transition on the interrupt line either a falling edge high to low or a rising edge low to high a device wishing to signal an interrupt drives a pulse onto the line and then releases the line to its inactive state if the pulse is too short to be detected by polled i o then special hardware may be required to detect it the important part of edge triggering is that if say the interrupt was triggered by a high to low edge transition that if the level remained low it would not trigger a further interrupt it must return to the high level before falling again in order to trigger a further interrupt this contrasts with a level trigger where the low level would continue to create interrupts if they are enabled until the signal returns to its high level computers with edge triggered interrupts may include an interrupt register that retains the status of pending interrupts systems with interrupt registers generally have interrupt mask registers as well processor response edit the processor samples the interrupt trigger signals or interrupt register during each instruction cycle and will process the highest priority enabled interrupt found regardless of the triggering method the processor will begin interrupt processing at the next instruction boundary following a detected trigger thus ensuring the processor status e is saved in a known manner typically the status is stored in a known location but on some systems it is stored on a stack all instructions before the one pointed to by the pc have fully executed no instruction beyond the one pointed to by the pc has been executed or any such instructions are undone before handling the interrupt the execution state of the instruction pointed to by the pc is known system implementation edit the neutrality of this section is disputed relevant discussion may be found on the talk page please do not remove this message until conditions to do so are met january 2022 learn how and when to remove this template message interrupts may be implemented in hardware as a distinct component with control lines or they may be integrated into the memory subsystem citation needed if implemented in hardware as a distinct component an interrupt controller circuit such as the ibm pc s programmable interrupt controller pic may be connected between the interrupting device and the processor s interrupt pin to multiplex several sources of interrupt onto the one or two cpu lines typically available if implemented as part of the memory controller interrupts are mapped into the system s memory address space shared irqs edit the neutrality of this section is disputed relevant discussion may be found on the talk page please do not remove this message until conditions to do so are met december 2021 learn how and when to remove this template message multiple devices may share an edge triggered interrupt line if they are designed to the interrupt line must have a pull down or pull up resistor so that when not actively driven it settles to its inactive state which is the default state of it devices signal an interrupt by briefly driving the line to its non default state and let the line float do not actively drive it when not signaling an interrupt this type of connection is also referred to as open collector the line then carries all the pulses generated by all the devices this is analogous to the pull cord on some buses and trolleys that any passenger can pull to signal the driver that they are requesting a stop however interrupt pulses from different devices may merge if they occur close in time to avoid losing interrupts the cpu must trigger on the trailing edge of the pulse e g the rising edge if the line is pulled up and driven low after detecting an interrupt the cpu must check all the devices for service requirements edge triggered interrupts do not suffer the problems that level triggered interrupts have with sharing service of a low priority device can be postponed arbitrarily while interrupts from high priority devices continue to be received and get serviced if there is a device that the cpu does not know how to service which may raise spurious interrupts it won t interfere with interrupt signaling of other devices however it is easy for an edge triggered interrupt to be missed for example when interrupts are masked for a period and unless there is some type of hardware latch that records the event it is impossible to recover this problem caused many lockups in early computer hardware because the processor did not know it was expected to do something more modern hardware often has one or more interrupt status registers that latch interrupts requests well written edge driven interrupt handling code can check these registers to ensure no events are missed the elderly industry standard architecture isa bus uses edge triggered interrupts without mandating that devices be able to share irq lines but all mainstream isa motherboards include pull up resistors on their irq lines so well behaved isa devices sharing irq lines should just work fine the parallel port also uses edge triggered interrupts many older devices assume that they have exclusive use of irq lines making it electrically unsafe to share them there are 3 ways multiple devices sharing the same line can be raised first is by exclusive conduction switching or exclusive connection to pins next is by bus all connected to the same line listening cards on a bus must know when they are to talk and not talk i e the isa bus talking can be triggered in two ways by accumulation latch or by logic gates logic gates expect a continual data flow that is monitored for key signals accumulators only trigger when the remote side excites the gate beyond a threshold thus no negotiated speed is required each has its speed versus distance advantages a trigger generally is the method in which excitation is detected rising edge falling edge threshold oscilloscope can trigger a wide variety of shapes and conditions triggering for software interrupts must be built into the software both in os and app a c app has a trigger table a table of functions in its header which both the app and os know of and use appropriately that is not related to hardware however do not confuse this with hardware interrupts which signal the cpu the cpu enacts software from a table of functions similarly to software interrupts difficulty with sharing interrupt lines edit multiple devices sharing an interrupt line of any triggering style all act as spurious interrupt sources with respect to each other with many devices on one line the workload in servicing interrupts grows in proportion to the square of the number of devices it is therefore preferred to spread devices evenly across the available interrupt lines shortage of interrupt lines is a problem in older system designs where the interrupt lines are distinct physical conductors message signaled interrupts where the interrupt line is virtual are favored in new system architectures such as pci express and relieve this problem to a considerable extent some devices with a poorly designed programming interface provide no way to determine whether they have requested service they may lock up or otherwise misbehave if serviced when they do not want it such devices cannot tolerate spurious interrupts and so also cannot tolerate sharing an interrupt line isa cards due to often cheap design and construction are notorious for this problem such devices are becoming much rarer as hardware logic becomes cheaper and new system architectures mandate shareable interrupts hybrid edit some systems use a hybrid of level triggered and edge triggered signaling the hardware not only looks for an edge but it also verifies that the interrupt signal stays active for a certain period of time a common use of a hybrid interrupt is for the nmi non maskable interrupt input because nmis generally signal major or even catastrophic system events a good implementation of this signal tries to ensure that the interrupt is valid by verifying that it remains active for a period of time this 2 step approach helps to eliminate false interrupts from affecting the system message signaled edit main article message signaled interrupts a message signaled interrupt does not use a physical interrupt line instead a device signals its request for service by sending a short message over some communications medium typically a computer bus the message might be of a type reserved for interrupts or it might be of some pre existing type such as a memory write message signalled interrupts behave very much like edge triggered interrupts in that the interrupt is a momentary signal rather than a continuous condition interrupt handling software treats the two in much the same manner typically multiple pending message signaled interrupts with the same message the same virtual interrupt line are allowed to merge just as closely spaced edge triggered interrupts can merge message signalled interrupt vectors can be shared to the extent that the underlying communication medium can be shared no additional effort is required because the identity of the interrupt is indicated by a pattern of data bits not requiring a separate physical conductor many more distinct interrupts can be efficiently handled this reduces the need for sharing interrupt messages can also be passed over a serial bus not requiring any additional lines pci express a serial computer bus uses message signaled interrupts exclusively doorbell edit this section does not cite any sources please help improve this section by adding citations to reliable sources unsourced material may be challenged and removed december 2020 learn how and when to remove this template message in a push button analogy applied to computer systems the term doorbell or doorbell interrupt is often used to describe a mechanism whereby a software system can signal or notify a computer hardware device that there is some work to be done typically the software system will place data in some well known and mutually agreed upon memory locations and ring the doorbell by writing to a different memory location this different memory location is often called the doorbell region and there may even be multiple doorbells serving different purposes in this region it is this act of writing to the doorbell region of memory that rings the bell and notifies the hardware device that the data are ready and waiting the hardware device would now know that the data are valid and can be acted upon it would typically write the data to a hard disk drive or send them over a network or encrypt them etc the term doorbell interrupt is usually a misnomer it is similar to an interrupt because it causes some work to be done by the device however the doorbell region is sometimes implemented as a polled region sometimes the doorbell region writes through to physical device registers and sometimes the doorbell region is hardwired directly to physical device registers when either writing through or directly to physical device registers this may cause a real interrupt to occur at the device s central processor unit cpu if it has one doorbell interrupts can be compared to message signaled interrupts as they have some similarities multiprocessor ipi edit in multiprocessor systems a processor may send an interrupt request to another processor via inter processor interrupts f ipi performance edit interrupts provide low overhead and good latency at low load but degrade significantly at high interrupt rate unless care is taken to prevent several pathologies the phenomenon where the overall system performance is severely hindered by excessive amounts of processing time spent handling interrupts is called an interrupt storm there are various forms of livelocks when the system spends all of its time processing interrupts to the exclusion of other required tasks under extreme conditions a large number of interrupts like very high network traffic may completely stall the system to avoid such problems an operating system must schedule network interrupt handling as carefully as it schedules process execution 15 with multi core processors additional performance improvements in interrupt handling can be achieved through receive side scaling rss when multiqueue nics are used such nics provide multiple receive queues associated to separate interrupts by routing each of those interrupts to different cores processing of the interrupt requests triggered by the network traffic received by a single nic can be distributed among multiple cores distribution of the interrupts among cores can be performed automatically by the operating system or the routing of interrupts usually referred to as irq affinity can be manually configured 16 17 a purely software based implementation of the receiving traffic distribution known as receive packet steering rps distributes received traffic among cores later in the data path as part of the interrupt handler functionality advantages of rps over rss include no requirements for specific hardware more advanced traffic distribution filters and reduced rate of interrupts pr...